WLP7N80F

800V N-Channel MOSFET

General Description

This Power MOSFET is produced by WENLAI using its own advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance,provide superior switching performance,and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies,active power factor correction based on half bridge topology.



TO-220F Package



1. Gate 2. Drain 3. Source

Features

- 7A, 800V, R_{DS}(on) = 1.22Ω @V_{GS} = 10 V
- Low gate charge (typical 31 nC)
- Low Crss (typical 31.5pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	800	V
I_D	Drain Current - Continuous (T_C=25°C)	7	A
	- Continuous (T_C=100°C)	4.2*	A
I_{DM}	Drain Current - Pulsed (Note 1)	28*	A
V_{GSS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	320	mJ
I_{AR}	Avalanche Current (Note 1)	7	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	40	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	5	V/ns
P_D	Power Dissipation (T_C=25°C)	56.0	W
	- Derate above 25°C	0.44	W/°C
T_j , T_{stg}	Operating and Storage Temperature Range	-55 to +150	°C
T_L	Maximum lead temperature for soldering purposes,1/8" from case for 5 seconds	300	°C

* Drain current limited by maximum junction temperature

Thermal Characteristics

Symbol	Parameter	Value	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.50	°C/W
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	--	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.0	°C/W

Electrical Characteristics T_C=25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS}=0 V, I_D=250 μA	800			V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I_D=250 μA, Referenced to 25°C		0.8		V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=800 V, V_{GS}=0 V			1	μA
		V_{DS}=640 V, T_C=125°C			10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	V_{GS}=30 V, V_{DS}=0 V			100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	V_{GS}=-30 V, V_{DS}=0 V			-100	nA
On Characteristics						
$V_{GS(TH)}$	Gate Threshold voltage	V_{DS}=V_{GS}, I_D=250 uA	3.0		5.0	V
$R_{DS(On)}$	Drain-Source on-state resistance	V_{GS}=10 V, I_D=3.5 A, T_J=25°C		1.22	1.9	Ω
g_{FS}	Forward Transconductance	V_{DS}=40 V, I_D=3.5 A (Note 4)		5.7		S
Dynamic Characteristics						
C_{iss}	Input capacitance	V_{DS}=25 V, V_{GS}=0 V, f=1.0 MHz		1788		pF
C_{oss}	Output capacitance			138		pF
C_{rss}	Reverse transfer capacitance			22.7		pF
Switching Characteristics						
$t_{d(on)}$	Turn On Delay Time	V_{DD}=400 V, I_D=7 A, R_G=25 Ω (Note 4, 5)		31		ns
t_r	Rising Time			78		ns
$t_{d(off)}$	Turn Off Delay Time			38		ns
t_f	Fall Time			46		ns
Q_g	Total Gate Charge	V_{DS}=640 V, I_D=7 A, V_{GS}=10 V (Note 4, 5)		31		nC
Q_{gs}	Gate-Source Charge			7		nC
Q_{gd}	Gate-Drain Charge			12.8		nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current				7	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current				28	A
V_{SD}	Diode Forward Voltage	V_{GS}=0 V, I_S=7 A			1.4	V
t_{rr}	Reverse Recovery Time	V_{GS}=0 V, I_S=7 A, dI_F / dt=100 A/μs Note 4)		765		ns
Q_{rr}	Reverse Recovery Charge			6.8		μC

Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L=25mH, I_{AS}=7 A, V_{DD}=50V, R_G=25 Ω, Starting T_J=25°C
3. I_{SD}≤7.0A, di/dt ≤200A/us, V_{DD} ≤ BV_{DSS}, Starting T_J=25°C
4. Pulse Test : Pulse width ≤ 300us, Duty cycle ≤ 2%
5. Essentially independent of operating temperature

Typical Characteristics



Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)



Figure 7. Breakdown Voltage Variation vs Temperature



Figure 8. On-Resistance Variation vs Temperature



Figure 9. Maximum Safe Operating Area



Figure 10. Maximum Drain Current vs Case Temperature



Figure 11. Transient Thermal Response Curve

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms



$$E_{AS} = \frac{1}{2} L I_{AS}^2$$



Peak Diode Recovery dv/dt Test Circuit & Waveforms





Package Dimensions

TO220F



Disclaimer

Brunei has made reasonable commercial efforts to ensure that the information given in this datasheet is correct. However, it must clearly be understood that such information is for guidance only and does not constitute any representation or form part of any offer or contract.

For documents and material available from this datasheet,Bruneidoes not warrant or assume any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, product, technology or process disclosed hereunder.

Bruneireserves the rights to at its own discretion to make any changes or improvements to this datasheet. Unless said datasheet is incorporated into the formal contract, any customer should not rely on the information as any specification or product parameters duly committed by Brunei Customers are hereby advised to verify that the information contained herein is current and complete before the entering of any contract or acknowledgement of any purchase order. Accordingly, all products specified hereunder shall be sold subject to Brunėi s terms and conditions supplied at the time of order acknowledgement. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Brunei does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information contained herein shall be only permissible if such reproduction is without any modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Brunei is not responsible or liable for such altered documentation.

Resale of Brunėi s products with statements different from or beyond the parameters stated by Brunei for that product or service voids all express or implied warrantees for the associated Brunėi s product or service and is unfair and deceptive business practice. Brunei is not responsible or liable for any such statements.

Brunėi s products are not authorized for use as critical components in life support devices or systems without the express written approval of Brunei. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.